Reliability Analysis of Multi Path Multistage Interconnection Networks
نویسندگان
چکیده
منابع مشابه
Reliability Analysis of Multi Path Multistage Interconnection Networks
As systems have grown more complex, the consequences on their reliable behavior have become severe in terms of cost, life, size etc, and the interest in accessing system reliability and the need for improving the reliability of systems have become very important. This paper presents an analytical model for the reliability evaluation of multipath multistage interconnection networks (MINs). In or...
متن کاملMultistage Interconnection Networks Reliability
Reliability and performance of interconnection network systems significantly depends on the interconnection of its components, among other factors. The interconnection among switches, number of stages, and the types of switches normally determine the system configuration. System performance could be analyzed based on its redundant paths, information transition time, and its reliability. As the ...
متن کاملOn Reliability Analysis of Fault-tolerant Multistage Interconnection Networks
The design of a suitable interconnection network for inter-processor communication is one of the key issues of the system performance. The reliability of these networks and their ability to continue operating despite failures are major concerns in determining the overall system performance. In this paper a new irregular network IABN (Irregular Augmented Baseline) has been proposed. IABN is desi...
متن کاملReliability Analysis of Multi-path Multi-stage Interconnection Network
In this paper, we examine the reliability of multi-path multi-stage interconnection networks (MINs) of different class. The bounded expressions for the time-dependent reliability for 16 x 16 Zeta Networks (ZTNs) and 16 x 16 Augmented Shuffle-Exchange Networks (ASENs) are derived. Furthermore, reliability upper bound and lower bound that is useful for the analysis of large networks is derived. T...
متن کاملMultistage Interconnection Network Reliability
the input transitions at t = t 1 and t = f Z imply a pulse at the input port Il of the component. The mechanism is illustrated through an example presented subsequently. ns and the input signals at ports A and B. Although both of the input signals at A and B are logical 1 and 2 ns in width that is much larger than t p / h = 0.5 ns, the overlapping region where both inputs are high constitutes a...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Computer Science and Information Technology
سال: 2012
ISSN: 0975-4660
DOI: 10.5121/ijcsit.2012.4105